-1-

DESCRIPTION

BORON PHOSPHIDE-BASED SEMICONDUCTOR LIGHT-EMITTING DEVICE

5 Cross Reference to Related Applications:

This application is an application filed under 35 U.S.C. \$111(a) claiming the benefit pursuant to 35 U.S.C. \$119(e)(1) of the filing date of Provisional Application No. 60/553,531 filed March 17, 2004 pursuant to 35 U.S.C. \$111(b).

10

15

Technical Field:

The present invention relates to a boron phosphide-based semiconductor light-emitting device having a boron phosphide-based semiconductor layer exhibiting a wide bandgap, which device can emit high-intensity light in spite of a lattice-mismatch structure thereof.

Background Art:

Conventionally, an n-type or a p-type boron phosphide 20 (BP) -based semiconductor layer has been employed fabricating light-emitting diodes (LEDs) and laser diodes (LDs). For example, JP-A HEI 5-283744 discloses that a blue-LED is fabricated from a semiconductor structure including a silicon substrate, and an n-type BP layer to which silicon 25 (Si) has been intentionally added and an aluminum gallium nitride (AlGaN) layer successively formed on the substrate. The prior art also discloses that a magnesium (Mg)-doped ptype BP layer is employed as a contact layer for fabricating an LED (see paragraph [0023] in the prior art).

-2-

As mentioned above, boron phosphide exhibiting a bandgap of 2.0 eV at room temperature is employed in combination with a Group III nitride semiconductor, such as $Al_XGa_YIn_{1-X-Y}N$ (0 \leq X \leq 1, 0 \leq Y \leq 1), for fabricating a compound semiconductor light-emitting device (see, for example, JP-A HEI 2-288388). In the aforementioned LED emitting blue light of a wavelength corresponding to such a wide bandgap, a boron phosphide layer specifically serves as a base layer on which a Group III nitride semiconductor layer is grown, rather than as a cladding layer or a similar layer (see paragraph [0013] in JP-A HEI 5-283744).

5

10

15

20

25

30

In the case where a boron phosphide layer serving as a base layer is formed on a crystalline substrate, such as a silicon single-crystal substrate, it is known that the plane orientation of a surface of an epitaxially grown boron phosphide layer is determined in accordance with the crystal plane orientation of the surface of the substrate. For example, JP-A HEI 5-283744 discloses in paragraph [0025] that a (100) boron phosphide layer is grown on a (100) crystal plane of a silicon substrate and that a cubic AlGaInN layer is grown on the (100) crystal plane of the (100) boron phosphide layer. On the other hand, it is known that a (111) boron phosphide layer is grown on a (111) crystal plane of the silicon substrate and that a hexagonal AlGaInN layer is grown on the (111) crystal plane of the (111) boron phosphide layer.

The cubic AlGaInN, which is a promising candidate for a light-emitting layer or a similar layer, has a crystal structure less stable than that of a hexagonal Group III nitride semiconductor (see paragraph [0002] in JP-A HEI 5-

- 3 -

283744). Thus, the cubic semiconductor cannot be formed in a stable state as compared with a hexagonal Group III nitride semiconductor, which is problematic.

As mentioned above, efforts have been made for growing 5 a hexagonal AlGaInN layer having a more stable crystal structure on the (111) crystal plane of the boron phosphide layer formed on the (111) crystal plane of the silicon substrate. However, a portion in the hexagonal crystalline layer containing no cubic crystals is formed only in a limited portion from the junction interface with the boron phosphide base layer to the thickness less than 50 nm (see paragraph [0025] in JP-A HEI 5-283744).

In other words, even though it is intended that a hexagonal Group III nitride semiconductor layer is formed in a sufficient thickness on a boron phosphide-based semiconductor layer having a (111) silicon substrate, actual formation of the semiconductor layer is problematically difficult.

The present invention has been accomplished in view of the foregoing. Thus, an object of the present invention is to provide a boron phosphide-based semiconductor light-emitting device in which a high-crystallinity, hexagonal Group III semiconductor layer is formed in a sufficient thickness on a boron phosphide-based semiconductor layer provided on a silicon substrate, leading to manifestation of high emission intensity.

Disclosure of the Invention:

15

To attain the above object the present invention provides a boron phosphide-based semiconductor light-emitting

- 4 -

device comprising a substrate of silicon single crystal, a first cubic boron phosphide-based semiconductor layer that is provided on a surface of the substrate and contains twins, a light-emitting layer that is composed of a hexagonal Group III nitride semiconductor and provided on the first cubic boron phosphide-based semiconductor layer and a second cubic boron phosphide-based semiconductor layer that is provided on the light-emitting layer, contains twins and has a conduction type different from that of the first cubic boron phosphide-based semiconductor layer.

5

10

20

25

30

In the first mentioned device, the substrate is a (111)-silicon single-crystal substrate having a (111) crystal plane, and the first cubic boron phosphide-based semiconductor layer is provided on the (111) crystal plane.

In the second mentioned device, the first cubic boron phosphide-based semiconductor layer has a [110] direction aligned with a [110] direction of the silicon single crystal.

In the second or third mentioned device, the first cubic boron phosphide-based semiconductor layer contains (111) twins having a (111) crystal plane serving as a twinning plane in a junction area in contact with the (111) crystal plane of the (111)-silicon single-crystal substrate.

In any one of the first to fourth mentioned devices, the first cubic boron phosphide-based semiconductor layer is an undoped layer to which no impurity element has been intentionally added.

In any one of the first to fifth mentioned devices, the light-emitting layer has a [-2110] direction aligned with a [110] direction of the first cubic boron phosphide-based semiconductor layer and has a (0001) crystal plane serving as

- 5 -

a front surface.

5

25

30

In any one of the first to sixth mentioned devices, the light-emitting layer has a profile of phosphorus atom concentration that gradually decreases from a bottom thereof in a thickness direction.

In the sixth mentioned device, the second cubic boron phosphide-based semiconductor layer has a [110] direction aligned with the [-2110] direction of the light-emitting layer.

In any one of the sixth to eighth mentioned devices, the second cubic boron phosphide-based semiconductor layer contains (111) twins having a (111) crystal plane serving as a twinning plane in a junction area in contact with the (0001) crystal plane of the light-emitting layer.

In any one of the sixth to minth mentioned devices, the second cubic boron phosphide-based semiconductor layer is an undoped layer to which no impurity element has been intentionally added.

In any one of the first to tenth mentioned devices, the 20 first and second cubic boron phosphide-based semiconductor layers exhibit a bandgap at room temperature of 2.8 eV or more.

In any one of the first to eleventh mentioned devices, the first and second cubic boron phosphide-based semiconductor layers are provided so as to serve as cladding layers.

In any one of the first to eleventh mentioned devices, the second cubic boron phosphide-based semiconductor layer is provided so as to serve as a window layer which allows passage of light emitted from the light-emitting layer to the

-6-

outside.

5

In any one of the first to eleventh mentioned devices, the second cubic boron phosphide-based semiconductor layer is provided so as to serve as a current-diffusion layer which allows device operation current to diffuse.

In any one of the first to eleventh mentioned devices, the second cubic boron phosphide-based semiconductor layer is provided so as to serve as a contact layer for forming an electrode.

The boron phosphide-based semiconductor light-emitting 10 device according to the present invention is composed of a silicon single-crystal substrate, a first cubic boron phosphide-based semiconductor layer that is provided on a surface of the silicon single-crystal substrate and contains twins, a light-emitting layer that is composed of a hexagonal 15 Group III nitride semiconductor and provided on the first cubic boron phosphide-based semiconductor layer and a second cubic boron phosphide-based semiconductor layer that is provided on the light-emitting layer and contains twins. 20 other words, upon growth of the first cubic boron phosphidebased semiconductor layer on the silicon-single crystal substrate that is highly lattice-mismatched with the layer, twins are incorporated into the junction area of the first cubic boron phosphide-based semiconductor layer, whereby 25 lattice mismatch between the layer and the substrate can be mitigated. Then, a hexagonal Group III nitride semiconductor light-emitting layer is provided on the first cubic boron phosphide-based semiconductor layer whose lattice-mismatch has been mitigated. Therefore, the thus formed light-30 emitting layer has excellent crystallinity and can possess a

-7-

sufficient layer thickness, thereby attaining manifestation of high emission intensity.

Upon growth of a second cubic boron phosphide-based semiconductor layer on the hexagonal Group III nitride semiconductor light-emitting layer, twins are incorporated into the junction area of the second cubic boron phosphidebased semiconductor layer, whereby lattice mismatch between light-emitting layer and the the second cubic boron phosphide-based semiconductor layer can be mitigated, thereby lattice mismatch of the reducina second cubic phosphide-based semiconductor layer. Thus, a light-emitting device exhibiting excellent blocking voltage characteristics with few local breakdowns can be fabricated.

The above and other objects, characteristic features and advantages of the present invention will become apparent to those skilled in the art from the description to be made herein below with reference to the accompanying drawing.

Brief Description of the Drawing:

5

10

30

Fig. 1 is a schematic cross-sectional view of a stacked structure employed for fabricating an LED according to the present invention having a double-hetero (DH) junction structure.

25 Best Modes for Carrying Out the Invention:

Embodiments for carrying out the present invention will next be described in detail.

The boron phosphide-based semiconductor employed in the present invention contains, as essential elements, boron (B) and phosphorus (P). Examples thereof include $B_{\alpha}Al_{\beta}Ga_{\gamma}In_{1-\alpha-\beta-\gamma}P_{1-$

-8-

 $_{\delta}As_{\delta}$ (0 < $\alpha \leq$ 1, 0 \leq β < 1, 0 \leq γ < 1, 0 < α + β + γ \leq 1, 0 \leq δ < 1), $B_{\alpha}Al_{\beta}Ga_{\gamma}In_{1-\alpha-\beta-\gamma}P_{1-\delta}N_{\delta}$ (0 < $\alpha \leq$ 1, 0 \leq β < 1, 0 \leq γ < 1, 0 < α + β + γ \leq 1, 0 \leq δ < 1), boron monophosphide (BP), boron phosphide, gallium indium boron phosphide ($B_{\alpha}Ga_{\gamma}In_{1-\alpha-\gamma}P$ (0 < $\alpha \leq$ 1, 0 \leq γ < 1)) and mixed crystal compounds containing a plurality of Group V elements, such as boron nitride phosphide (BP_{1-\delta}N_{\delta} (0 \leq δ < 1)) and boron arsenide phosphide ($B_{\alpha}P_{1-\delta}As_{\delta}(0 \leq \alpha \leq 1$, 0 \leq δ \leq 1))

5

30

According to the Grimm-Sommerfeld's rule (see Lecture 10 of Basic Industrial Chemistry 5, Inorganic Industrial Chemistry, published by Asakura Shoten, 6th edition, p. 220, 25 (1973)), a Group III-V compound semiconductor Feb. composed of a Group III element, such as aluminum (Al) or gallium (Ga), and a Group V element, such as phosphorus (P) 15 or arsenic (As), may take either cubic sphalerite crystal form or hexagonal wurtzite crystal form. Conventionally, hexagonal boron phosphide is employed as a base layer for growing a Group III nitride semiconductor layer (see the aforementioned JP-A HEI 5-283744). However, according to the present invention, a boron phosphide-based semiconductor 20 light-emitting device is fabricated from a boron phosphide semiconductor layer of cubic sphalerite crystal form. cubic sphalerite semiconductor crystals, energy levels on the valence band side are degenerated. Therefore, as compared 25 with wurtzite semiconductor crystals, cubic sphalerite semiconductor crystals readily provide a p-type conductor layer suitable for a cladding layer or a similar layer.

The present invention employs a silicon single-crystal substrate having a diamond-type crystal structure that is identical to the crystal structure of a boron phosphide-based

-9-

semiconductor layer of cubic sphalerite crystal form in order ensure formation of the boron phosphide-based semiconductor layer of cubic sphalerite crystal form. On a silicon (Si) crystal substrate, a boron phosphide-based semiconductor layer is formed through the halogen method, the hydride method, MOCVD (metal-organic chemical vapor deposition) or a similar method. Alternatively, molecularbeam epitaxy may also be employed. In an exemplary procedure, a boron monophosphide layer is formed through MOCVD by use of triethylborane ($(C_2H_5)_3B$) and phosphine (PH_3).

5

10

Even though the surface of a silicon single-crystal substrate has a crystal plane orientation other than (111) (e.g., (100) or (110)), a (111) boron phosphide-based semiconductor layer having a stacked (111) crystal plane structure can be readily formed when the source supply ratio 15 (i.e., V/III ratio) at film formation is increased during growth of the boron phosphide-based semiconductor layer through the aforementioned vapor growth means. However, if a (111) silicon single-crystal substrate is employed from the beginning, a (111) boron phosphide-based semiconductor layer 20 can be grown even at a low V/III ratio. Therefore, in the present invention, a (111) silicon single-crystal substrate having a surface with a (111) crystal plane is employed as a The (111) silicon single crystal has a first substrate. conduction type. When a stacked structure for use in light-25 emitting devices is fabricated, a boron phosphide-based semiconductor layer having a first conduction type deposited on the silicon single-crystal substrate of the first conduction type.

5

10

- 10 -

Through employment of a (111) silicon single-crystal substrate having a surface with a (111) crystal plane, a (111) boron phosphide-based semiconductor layer can be grown even at a low V/III ratio. The single-crystal substrate is advantageous for forming a p-type BP layer in an undoped state. For example, even when MOCVD is performed at a V/IIIratio $(PH_3/(C_2H_5)_3B$ supply ratio) as low as 10 to 50, a p-type boron phosphide-based semiconductor layer can be (1111)readily grown at 1,000°C to 1,200°C. In addition to the growth temperature and V/III ratio, through precise control of growth rate, a (111) boron phosphide-based semiconductor layer having a wide bandgap can be formed on a (111) silicon single-crystal substrate. The growth rate is controlled to 2 to 30 nm/min.

During vapor-phase growth of a (111) boron phosphide-15 based semiconductor layer (e.g., a boron monophosphide layer) on a (111) silicon single-crystal substrate, when the growth rate at an initial growth stage is increased, twins are effectively generated in a region in the vicinity of the junction with the substrate. In the case where the lattice 20 mismatch degree with respect to the silicon single crystal is larger, twins are readily generated in a junction region in contact with the substrate without greatly increasing the growth rate. For example, in a junction region between a silicon single crystal (lattice constant = 5.4309 Å) and 25 boron phosphide (lattice constant = 4.5383 Å) (i.e., lattice mismatch degree of about 16.4%), twins can be generated at a growth rate of 20 nm/min and an areal density of about 5 \times 10^{11} cm⁻². The areal density of twins decreases in the thickness direction from the bottom of the boron phosphide-30

- 11 -

based semiconductor layer. The areal density of twins can be determined through, for example, counting the number of twins within a predetermined region in a cross-section TEM image captured under a transmission electron microscope.

5

10

15

20

25

30

The twins generated in the junction region can mitigate lattice mismatch between the silicon single-crystal substrate and the boron phosphide-based semiconductor layer, thereby providing a boron phosphide-based semiconductor layer having excellent crystallinity. In the cubic sphalerite boron phosphide-based semiconductor layer, the twins preferably have a (111) crystal plane serving as a twining plane. Among twins, (111) twins are particularly effective for mitigating lattice mismatch between the (111) silicon single-crystal substrate and the boron phosphide-based semiconductor layer. The presence or absence of (111) twins in the boron phosphide semiconductor layer can be observed on the basis of anomalous diffraction spots in an electron-beam diffraction image.

The (111) boron phosphide-based semiconductor layer whose crystallinity has been enhanced through generation of (111) twins and which exhibits a wide bandgap may be employed in a compound semiconductor light-emitting device as barrier layer, such as a cladding layer. Particularly, phosphide-based semiconductor layer exhibiting bandgap at room temperature of 2.8 eV or more, desirably 3.5 eV or more is preferably employed. For example, the cladding layer is preferably formed from a low-resistance boron phosphide-based semiconductor layer having, temperature, a carrier concentration of 1 imes 10^{19} cm $^{-3}$ or more and a resistivity of 5 x 10^{-2} $\Omega \cdot \text{cm}$ or less. The p-type boron phosphide-based semiconductor layer for forming the cladding

- 12 -

layer preferably has a thickness of 50 to 5,000 nm.

A cladding layer or a similar layer that is composed of a (111) boron phosphide-based semiconductor and formed on a (111) silicon single-crystal substrate is effective for forming thereon a hexagonal wurtzite Group III nitride 5 boron phosphide-based semiconductor layer. On semiconductor layer having a surface with a (111) crystal light-emitting layer having a crystal orientation of (0001), e.g., gallium indium nitride ($Ga_xIn_{1-x}N$ $(0 \le X \le 1))$ or gallium nitride phosphide $(GaN_{1-Y}P_Y)$ $(0 \le Y \le 1)$ 10 $Ga_{X}In_{1-X}N$ (0 \leq X \leq 1) or a similar 1)) can be grown. semiconductor in which the [-2110] direction (a-axis) of bottom plane lattice is aligned with the [110] direction of a (111) boron phosphide-based semiconductor layer is suitable 15 for forming a light-emitting layer. When the $Ga_XIn_{1-x}N$ has a multi-phase structure including a plurality of phases having different indium compositions (= 1-X), a boron phosphidebased semiconductor light-emitting device exhibiting higher emission intensity is effectively produced.

When forming a light-emitting layer of a Group III nitride semiconductor, with the phosphorus atom concentration decreased in а direction from the first cubic boron phosphide-based semiconductor layer (on the substrate) to the second cubic boron phosphide-based semiconductor layer (on the light-emitting layer), the formed light-emitting layer the exhibits excellent adhesion to first cubic phosphide-based semiconductor layer and emits high-intensity light. For example, after completion of vapor-phase growth of the first boron phosphide-based semiconductor layer, a phosphorus (P) source gas employed for the growth

20

25

30

- 13 -

5

10

15

20

25

30

gradually discharged to the outside of the growth system, while a nitrogen source gas for growing a Group III nitride semiconductor layer serving as a light-emitting layer is gradually supplied into the growth system, whereby a lightemitting layer having a graded phosphorus atom concentration can be formed. In this case, the period of time discharging the phosphorus source to the outside of growth system, is kept prolonged, the phosphorus concentration decrease profile in the light-emitting layer becomes gentle. The phosphorus atom concentration at the bottom (on the first boron phosphide-based semiconductor layer side) of the light-emitting layer is preferably 5 x $10^{18}~{\rm cm}^{-3}$ to 2 x $10^{20}~{\rm cm}^{-3}$ from the viewpoint of adhesion between the two layers. The phosphorus atom concentration at the top (on the second boron phosphide-based semiconductor layer side) of the light-emitting layer is preferably controlled to 5 x $10^{19}\ \mathrm{cm^{-3}}$ or less from the viewpoint of emission intensity. The phosphorus atom concentration profile in the light-emitting layer may be determined through secondary ion mass spectrometric analysis (SIMS) or a similar method.

The (0001) crystal plane of the wurtzite Group III nitride semiconductor layer having the aforementioned orientation conditions is effective for forming thereon a (111) cubic boron phosphide-based semiconductor layer. When a (0001) Group III nitride semiconductor layer (e.g., a GaN layer having a (0001) surface) is employed, a (111) boron phosphide-based semiconductor layer can be readily grown in a "double positioning" manner (see P. HIRSCH et al., "ELECTRON MICROSCOPY OF THIN CRYSTAL," Krieger Pub. Com. (1977, U.S.A.),

- 14 -

p. 306). A (111) boron phosphide-based semiconductor layer in which the [110] direction is aligned with the [-2110] direction exhibits less lattice strain and is effectively employed as a cladding layer or a window layer which allows passage of visible light (blue light, green light, etc.) to the outside of a light-emitting device.

5

10

15

20

25

30

Upon growth of а (111)boron phosphide-based semiconductor layer on a surface of a (0001) Group nitride semiconductor layer, when (111)twins are incorporated into a junction region, a (111) boron phosphidebased semiconductor layer having remarkably excellent crystallinity can be formed. In order to form twins in the junction region, the growth rate of the (111)phosphide-based semiconductor layer is modified. Specifically, in contrast to the case in which a (111) boron phosphide-based semiconductor layer is grown on the (111) silicon single-crystal substrate, the growth rate at initial growth stage is reduced. For example, the growth rate is preferably 2 to 10 nm/min. When the growth rate is gradually elevated as the increase in layer thickness (e.g., to 20 to 30 nm/min) to thereby grow a boron phosphide-based semiconductor layer in a short period of time, loss of highly volatile element, such as phosphorus (P), is prevented, and a boron phosphide-based semiconductor layer having a conduction type and carrier concentration of interest can be obtained.

The (111) boron phosphide-based semiconductor layer exhibiting a wide bandgap provided on the (0001) Group III nitride semiconductor layer may be employed as a cladding layer, a window layer or a contact layer. When the bandgap is in excess of about 5 eV, the energy level gap between the

- 15 -

semiconductor layer and the light-emitting layer excessively increases, and production of a boron phosphide-based semiconductor light-emitting device exhibiting low forward voltage or low threshold voltage is impaired, although it is advantageous for transmitting emitted light. The bandgap can be determined on the basis of wavelength dispersibility of refractive index and extinction coefficient. Regardless of the type of the layer (i.e., cladding layer, window layer or contact layer), an undoped boron phosphide-based semiconductor layer to which no impurity element intentionally added is effective for preventing unwanted modification of other layers caused by diffusion of a doped impurity element.

5

10

The boron phosphide-based semiconductor light-emitting device of the present invention is fabricated by providing an 15 ohmic electrode of a first polarity on a surface of a cladding layer, a window layer or a contact layer, each composed of the boron phosphide-based semiconductor layer containing the aforementioned twins, and by providing ohmic electrode of a second polarity on the backside of a 20 silicon single-crystal substrate or a similar layer. On an n-type boron phosphide-based semiconductor layer, an n-type ohmic electrode may be formed from gold-germanium (Au-Ge) alloy or a similar material, whereas on a p-type boron phosphide-based semiconductor layer, a p-type ohmic electrode 25 may be formed from gold-zinc (Au-Zn) alloy, gold-beryllium (Au-Be) alloy or nickel (Ni) alloy. When a wide-area LED having a side length of 500 μm or longer is fabricated, it is effective that a plurality of small, circular (e.g., diameter: 20 to 50 $\mu \text{m})$ ohmic electrodes are provided over a 30

- 16 -

wide area of the boron phosphide-based semiconductor layer surface, and these electrodes are electrically connected to one another. Through employment of the electrode configuration, device operation current can be diffused over a wide surface of the layer, which is advantageous for fabricating LEDs exhibiting high emission intensity or having wide emission area.

Examples:

5

20

25

The present invention will next be described in detail, with reference to fabrication of a boron phosphide-based LED including a (111) boron phosphide (BP) layer formed on a (111) silicon single-crystal substrate and a (0001) gallium indium nitride light-emitting layer formed on the (111) BP layer.

Fig. 1 schematically shows a cross section of a stacked structure employed for fabricating an LED according to the present invention having a double-hetero (DH) junction structure. In Fig. 1, a stacked structure 11 is provided for fabricating an LED chip 10.

The stacked structure 11 was formed by sequentially stacking on a phosphorus-doped n-type (111) silicon (Si) single-crystal substrate 101 an undoped n-type (111) boron phosphide lower cladding layer 102, a multi-quantum well structure light-emitting layer 103 including repeatedly (3 times) stacked an n-type (0001) gallium indium nitride ($Ga_{0.90}In_{0.10}N$) well layer and a (0001) gallium nitride barrier layer, and an undoped p-type (111) boron phosphide upper cladding layer 104.

- 17 -

The bottom layer in the light-emitting layer 103 which was in contact with the lower cladding layer 102 was a well layer, and on the well layer, a barrier layer, a well layer, a barrier layer, a well layer and a barrier layer were sequentially stacked. The uppermost barrier layer was in contact with the upper cladding layer 104.

5

The undoped n-type (111) boron phosphide layer (lower cladding layer 102) and the undoped p-type (111) boron phosphide layer (upper cladding layer 104) were formed through a normal pressure (near atmospheric pressure) metal-10 organic vapor phase epitaxy (MOVPE) means bv use triethylborane ((C_2H_5) $_3B$) as a boron source and phosphine (PH_3) as a phosphorus source. The n-type (111) boron phosphide layer (lower cladding layer 102) and the p-type (111) boron phosphide layer (upper cladding layer 104) were formed at 15 925°C and 1,025°C, respectively. The light-emitting layer 103 formed through a trimethylgallium $((CH_3)_3Ga)/NH_3/H_2)$ was reaction atmospheric pressure MOCVD means at 800°C. aforementioned gallium indium nitride layer forming the well layers had a multi-phase structure including a plurality of 20 phases having different indium compositions. The average indium composition was found to be 0.10 (= 10%). Each well layer had a thickness of 5 nm, and each barrier layer had a thickness of 10 nm.

In an initial stage of growing a (111) boron phosphide layer serving as a lower cladding layer 102 on the surface of the (111) silicon single-crystal substrate 101, the growth rate was controlled to 25 nm/min. Until the layer thickness reached 50 nm, growth was performed at the same rate.

30 Subsequently, the growth rate was reduced to 20 nm/min and

- 18 -

the growth was continued until the total layer thickness reached 600 nm. On the other hand, in an initial stage of growing the upper cladding layer 104 on the light-emitting 103 composed of а (0001)Group III nitride laver semiconductor, the growth rate was controlled to 10 nm/min and then the growth rate was increased to 20 nm/min, thereby growing the p-type upper cladding layer 104 having a total thickness of 200 nm. A portion of the layer grown at a low growth rate of 10 nm/min had a thickness of 25 nm.

5

20

25

The undoped n-type (111) boron phosphide layer serving as the lower cladding layer 102 was found to have a carrier (hole) concentration of 6 x 10^{19} cm⁻³ and a resistivity at room temperature of 8 x 10^{-3} Ω ·cm. The undoped p-type (111) boron phosphide layer serving as the upper cladding layer 104 was found to have a carrier (hole) concentration of 2 x 10^{19} cm⁻³ and a resistivity at room temperature of 5 x 10^{-2} Ω ·cm.

The bandgap at room temperature was determined on the basis of photon energy dependency of a doubled value (= 2n·k) of the product (= n·k) of refractive index (n) and extinction coefficient (k). As a results, the n-type (111) boron phosphide layer serving as the lower cladding layer 102 was found to have a bandgap of 3.1 eV, and the p-type (111) boron phosphide layer serving as the upper cladding layer 104 was found to have a bandgap of 4.2 eV. Thus, the upper cladding layer 104 composed of p-type boron phosphide was regarded as a candidate for a p-type cladding layer also serving as a window layer for transmitting light emitted from the lightemitting layer 103.

A selective area electron-beam diffraction (SAD) 30 pattern obtained from an inside portion of the n-type (111)

- 19 -

boron phosphide layer corresponding to a junction area between the (111) silicon single-crystal substrate 101 and the lower cladding layer 102 (i.e., a portion from the junction interface with the substrate 101 to a thickness of 50 nm of the n-type boron phosphide layer) contained anomalous diffraction spots attributed to (111) twin crystals. These anomalous spots were regularly patterned between {111} diffraction spots and had a spacing 1/3 that of {111} diffraction spots, indicating that these twins were identified as (111) twins.

5

10

15

20

25

30

Another selective area electron-beam diffraction (SAD) pattern obtained from an inside portion of the p-type (111) boron phosphide layer corresponding to a junction area between the (0001) Group III nitride semiconductor light-emitting layer 103 and the upper cladding layer 104 (i.e., a portion from the junction interface with the multi-quantum well structure light-emitting layer 103 to a thickness of 25 nm of the p-type boron phosphide layer) also contained anomalous diffraction spots attributed to twin crystals. Thus, (111) twins were observed in both junction regions.

The lattice image of each of the aforementioned junction regions was captured through a conventional cross-section TEM technique, and the number of (111) twins was counted from the image. The areal density of (111) twins in a region in the vicinity of the junction interface between the (111) silicon single-crystal substrate 101 and the n-type lower cladding layer 102 was found to be about 6 x 10^{11} cm⁻². The areal density of (111) twins gradually decreased in the thickness direction, and was found to be 7 x 10^8 cm⁻² in a region in the vicinity of the surface of the n-type lower

- 20 -

cladding layer 102.

5

30

The areal density of (111) twins in the p-type (111) boron phosphide layer corresponding to the junction region between the (0001) Group III nitride semiconductor light-emitting layer 103 and the upper cladding layer 104 was found to be about 2 x 10^{10} cm⁻². The areal density of (111) twins drastically decreased and was found to be about 5 x 10^7 cm⁻² in a region in the vicinity of the surface of the upper cladding layer.

The orientation feature of each of epitaxially grown 10 layers 102 to 104 was investigated through observation under a conventional transmission electron microscope (TEM). Specifically, TED patterns with respect to an incident electron beam parallel to the [110] direction of the (111) 15 silicon single-crystal substrate 101 were captured. From the n-type (111) boron phosphide layer serving as the lower cladding layer 102, a reverse lattice pattern with respect to the (110) crystal plane was obtained, indicating that the [110] direction of the n-type (111) boron phosphide layer was aligned with the [110] direction of the silicon single-20 crystal substrate 101. The TED patterns also indicated that the p-type (111) boron phosphide layer (upper cladding layer 104) was grown such that the [110] direction was aligned with the [-2110] direction of the hexagonal Group III nitride 25 semiconductor light-emitting layer 103.

After completion of the growth of the lower cladding layer 102, supply of phosphine (PH $_3$) gas employed for growing the lower cladding layer 102 to the growth system was gradually decreased from a flow rate of 430 cc/min to 0 cc/min over five seconds, rather than immediately stopping

- 21 -

the supply. In order to investigate the effect of the above operation on the phosphorus atom concentration profile in the light-emitting layer 103, the phosphorus atom concentration profile in the light-emitting layer 103 in the thickness direction was analyzed through conventional SIMS. As a result, the well layer closest to the lower cladding layer 102 had a mean phosphorus atom concentration of about 9 x 10^{19} cm^{-3} . The well layer present in the mid portion of the mean light-emitting laver 103 had а phosphorus atom concentration of about 2×10^{19} cm⁻³.

5

10

15

20

25

30

The well layer closest to the upper cladding layer 104 had a mean phosphorus atom concentration of about 6 x 10^{18} cm⁻³, indicating that the phosphorus atom concentration decreased in the thickness direction of the light-emitting layer 103.

On the entire surface of the p-type boron phosphide layer serving as the upper cladding layer 104 and also as a window layer through which emitted light is extracted, a gold-germanium (Au-Ge) alloy film, a nickel (Ni) film and a gold (Au) film were sequentially deposited conventional vacuum vapor deposition. Subsequently, the metal films were selectively patterned through a known photolithographic technique such that the aforementioned trilayer electrode having a bottom surface formed of the Au-Ge alloy film remained exclusively in the center portion of the upper cladding layer 104 where a p-type ohmic electrode 105 also serving as a pad electrode for wire bonding was to be provided. Other than the area where the p-type ohmic electrode 105 was provided, the metal films were removed through etching so as to expose the surface of the upper

- 22 -

cladding layer 104. After removal of photoresist material, the cladding layer was selectively patterned again so as to provide lattice-pattern grooves for cutting the structure into chips. Thereafter, the thus formed lattice-pattern of the upper cladding layer 104 was exclusively removed through plasma dry etching employing a chlorine-containing halogen mixture gas to thereby form grooves for cutting the structure into chips.

5

10

15

20

25

30

On the entire backside of the silicon single-crystal substrate 101, a gold (Au) film was deposited through a conventional vapor deposition technique, and an n-type ohmic electrode 106 was formed from the gold film. The structure was cleaved along the aforementioned slip-like grooves having a line width of 50 μ m and being provided parallel to the [110] direction normal to the (111) surface of the silicon single-crystal substrate 101, thereby producing square (350 μ m \times 350 μ m) LED chips 10.

Emission characteristics of the LED chips 10 were evaluated when forward device operation current (20 mA) was caused to flow between the p-type ohmic electrode 105 and the n-type ohmic electrode 106. The LED chips 10 were found to emit blue light having a wavelength of 440 nm. The half width of an emission peak observed in an emission spectrum was found to be 220 meV. The luminance of the light emitted from each chip before resin-molding, as determined through a typical integrating sphere, was 10 mcd. The forward voltage (Vf) at a forward current of 20 mA was found to be as low as 3.1 V, whereas the reverse voltage at a reverse current of 10 μ A was found to be as high as 9.5 V. Virtually no local breakdowns were observed.

- 23 -

Industrial Applicability:

5

10

described hereinabove, according to the present invention, a light-emitting layer composed of a (0001) Group III nitride semiconductor is caused to be joined with a (111) boron phosphide-based semiconductor layer containing (111) twins which mitigate lattice-mismatch with silicon substrate or a similar material, in the case where a boron phosphide-based semiconductor light-emitting device fabricated from a boron phosphide-based semiconductor layer grown on a highly lattice-mismatch silicon single-crystal Therefore, a light-emitting layer having high substrate. crystallinity can be produced, and a boron phosphide-based semiconductor light-emitting device fabricated from the light-emitting layer can emit high-intensity light.

In addition, the upper cladding layer which is joined with a light-emitting layer composed of a (0001) Group III nitride semiconductor and which also serves as a window layer is formed from a low-lattice-strain (111) boron phosphide semiconductor layer containing (111) twins which layer is oriented such that the [110] direction is aligned with the [-2110] direction of the light-emitting layer. Therefore, boron phosphide-based semiconductor LEDs and similar devices exhibiting excellent blocking voltage characteristics with few local breakdowns can be provided.